Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with timing aware clock-tree and method for designing such an integrated circuit

Integrated circuit with timing aware clock-tree and method for designing such an integrated circuit

US Patent 8593177 · Granted Nov 26, 2013

Estimated economic value: $3,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigation of duty-cycle distortion2024
Adaptive error-controlled dynamic voltage and frequency scaling for low power vi2020
Gate oxide soft breakdown detection circuit2019
Encoding valid data states in source synchronous bus interfaces using clock sign2017
Adaptive digital delay line for characterization of clock uncertainties2016
Low insertion delay clock doubler and integrated circuit clock distribution syst2016
Self-adjusting clock doubler and integrated circuit clock distribution system us2016
Method and apparatus for designing an integrated circuit2013
Supplying hysteresis effect mitigated clock signals based on silicon-test charac2013
Sequential circuit with dynamic pulse width control2012