Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Supplying hysteresis effect mitigated clock signals based on silicon-test characterized parameter

Supplying hysteresis effect mitigated clock signals based on silicon-test characterized parameter

US Patent 8504866 · Granted Aug 6, 2013

Estimated economic value: $2,454,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing hardware operator fusion2025
Efficient utilization of processing element array2025
Hierarchical partitioning of operators2024
Dropout layer in a neural network processor2024
High to low level shifter architecture using lower voltage devices2024
Mitigation of duty-cycle distortion2024
Performing hardware operator fusion2023
Efficient utilization of processing element array2023
Efficient data encoding for deep neural network training2023
Level shifting output circuit2022
Skew correction for source synchronous systems2021
Electrostatic discharge protection circuit and design2021