Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of manufacturing an integrated circuit having stress tuning layer

Methods of manufacturing an integrated circuit having stress tuning layer

US Patent 9633954 · Granted Apr 25, 2017

Estimated economic value: $2,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including stress control layer and methods of forming the s2025
Semiconductor package and method of manufacture2025
Dicing process in packages comprising organic interposers2025
Package structure2025
Semiconductor package including stress buffers and methods of forming the same2025
Method of singulating a semiconductor device2025
Package assembly including a package lid having a step region and method of maki2025
Semiconductor structure and manufacturing method thereof2025
Connecting structure, package structure and manufacturing method thereof2025
Integrated fan-out package having stress release structure2025
Integrated passive device dies and methods of forming and placement of the same2025
Semiconductor device and method of manufacture2025