Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor fabrication technique including sacrificial protective layer for source/drain at contact location

Transistor fabrication technique including sacrificial protective layer for source/drain at contact location

US Patent 9633835 · Granted Apr 25, 2017

Estimated economic value: $8,972,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package architecture of photonic system with vertically stacked dies having plan2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Source or drain structures with relatively high germanium content2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Reduced contact resistivity with PMOS germanium and silicon doped with boron gat2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Fin cut and fin trim isolation for advanced integrated circuit structure fabrica2025