Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory queue handling techniques for reducing impact of high-latency memory operations

Memory queue handling techniques for reducing impact of high-latency memory operations

US Patent 9632954 · Granted Apr 25, 2017

Estimated economic value: $1,937,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Private memory management using utility thread2025
Preemption techniques for memory-backed registers2025
Multi-stage thread scheduling2025
Cache control to preserve register data2024
Thread channel deactivation based on instruction cache misses2024
Dynamically allocating memory controller resources for extended prefetching2024
Memory migration within a multi-host data processing environment2024
Fence enforcement techniques based on stall characteristics2024
Cache footprint management2024
Current prediction-based instruction throttling control2024
Private memory management using utility thread2023
Variable protection window extension for a target address of a store-conditional2023