Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detection of hardware errors using periodically synchronized redundant transactions and comparing results from cores of a multi-core processor

Detection of hardware errors using periodically synchronized redundant transactions and comparing results from cores of a multi-core processor

US Patent 9619356 · Granted Apr 11, 2017

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Managing a system level cache2025
Reformatting matrices to improve computing efficiency2025
Reformatting matrices to improve computing efficiency2025
Hardware-based implementation of secure hash algorithms2025
Systems including one or more VCSELs, for receiving a three dimensional (3D) map2025
Depth mapping sensing apparatus2025
Digital camera with VCSELs2025
Systems for detecting gestures2025
Systems using (3D) maps of at least a part of a body of a user2025
Apparatus for facial recognition2025
Comparing hash values computed at function entry and exit for increased security2024