Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for determining failure context in hardware transactional memories

Apparatus for determining failure context in hardware transactional memories

US Patent 9619345 · Granted Apr 11, 2017

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Managing a system level cache2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Systems and methods for dynamic control of a secure mode of operation in a proce2023
Instruction handling for accumulation of register results in a microprocessor2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Memory access request for a memory protocol2023
Method and apparatus for front end gather/scatter memory coalescing2023
Method and apparatus for back end gather/scatter memory coalescing2023
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Process-based virtualization system for executing a secure application process2022