{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Self-aligned gate tie-down contacts with selective etch stop liner", "item": "https://www.patentleaderboard.com/patent/9570573"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned gate tie-down contacts with selective etch stop liner

Self-aligned gate tie-down contacts with selective etch stop liner

US Patent 9570573 · Granted Feb 14, 2017

Estimated economic value: $13,147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical field effect transistor with minimal contact to gate erosion2025
Semiconductor device having hybrid middle of line contacts2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Stacked field effect transistor structure with independent gate control between 2025
Bottom contact with self-aligned spacer for stacked semiconductor devices2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025