Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing in a semiconductor device a low resistance via without a bottom liner

Method for manufacturing in a semiconductor device a low resistance via without a bottom liner

US Patent 9559051 · Granted Jan 31, 2017

Estimated economic value: $12,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor cell with self-aligned gate contact2025
Coaxial electrical connector adapter and electrical connector test system2024
Lawn mower2024
Lawn mower2024
Lighting apparatus2024
Golf rangefinder2024
Back-end-of-line (BEOL) high resistance (Hi-R) conductor layer in a metal oxide 2024
Three-dimensional (3D) interconnect structures employing via layer conductive st2024
Flexible circuit structure for circuit line bending2024
Laser rangefinder2024
Exploratory data interface2024
Integrated circuits (ICs) employing directly coupled metal lines between vertica2024