Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and process for integration of TSV-middle in 3D IC stacks

Method and process for integration of TSV-middle in 3D IC stacks

US Patent 9553080 · Granted Jan 24, 2017

Estimated economic value: $6,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photonic quantum computer assembly with a quantum computing die facing an electr2025
Semiconductor device and method of manufacturing semiconductor device2025
Packaging stacked substrates and an integrated circuit die using a lid and a sti2025
Active alignment of optical die to optical substrates2024
Hybrid system including photonic and electronic integrated circuits and cooling 2024
Dielectric liners on through glass vias2024
Semiconductor device and method of manufacturing semiconductor device2024
Photonic quantum computer assembly2024
Semiconductor device and method of manufacturing a semiconductor device2023
Semiconductor devices and methods of manufacturing semiconductor devices2023
Hybrid system including photonic and electronic integrated circuits and cooling 2023
Stacked semiconductor die assemblies with multiple thermal paths and associated 2023