Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for managing estimation and calibration of non-ideality of a phase interpolator (PI)-based clock and data recovery (CDR) circuit

Method and apparatus for managing estimation and calibration of non-ideality of a phase interpolator (PI)-based clock and data recovery (CDR) circuit

US Patent 9548855 · Granted Jan 17, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transceiver devices with transmitter and receiver frequency control2025
Transceiver devices with transmitter and receiver frequency control2025
Independent skew control of a multi-phase clock2023
Circuit for extended voltage control oscillator gain linearity2022
System for serializing high speed data signals2022
System for serializing high speed data signals2022
Calibration scheme for serialization in transmitter2021
Calibration scheme for serialization in transmitter2021
Clock generation and correction circuit2021
Phase-locked loop (PLL) with calibration circuit2020
Multi-level clock and data recovery circuit2020
Multi-level clock and data recovery circuit2020