Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Invariant code optimization in high-level FPGA synthesis

Invariant code optimization in high-level FPGA synthesis

US Patent 9547738 · Granted Jan 17, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Incremental just-in-time (JIT) performance refinement for programmable logic dev2025
Methods and apparatus for profile-guided optimization of integrated circuits2025
Methods and apparatus for profile-guided optimization of integrated circuits2023
Method of reporting circuit performance for high-level synthesis2022
Method and apparatus for supporting automatic testbench parallelism and serial e2021
Methods for using a multiplier to support multiple sub-multiplication operations2020
M/A for compiling parallel program having barrier synchronization for programmab2020
Method and apparatus for performing profile guided optimization for high-level s2020
Method and apparatus for performing automatic data compression algorithm selecti2019
Interface circuitry for parallel computing architecture circuits2019
Method and apparatus for performing and utilizing source code area annotation2019
Global variable optimization for integrated circuit applications2018