Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction and logic for memory disambiguation in an out-of-order processor

Instruction and logic for memory disambiguation in an out-of-order processor

US Patent 9524170 · Granted Dec 20, 2016

Estimated economic value: $13,656,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Video reconstruction from videos with ultra-low frame-per-second2025
Systems, methods and apparatus for speculative elimination of load instruction2024
Holographic calling for artificial reality2024
Hierarchical classification of transaction data2024
System and method for cryogenic vaporization using ambient air vaporizer2024
Multi-stage automatic compilation for vector computations in applications2024
Method and device for operating a neural network in a memory-efficient manner2023
Selective deactivation of processing units for artificial neural networks2023
Method and device for verifying a neuron function in a neural network2023
Discover unidirectional associations among terms or documents2022
Method and network agent for cell assignment2022
Generating samples of transaction data sets2022