Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems, methods and apparatus for speculative elimination of load instruction

Systems, methods and apparatus for speculative elimination of load instruction

US Patent 12169718 · Granted Dec 17, 2024

Estimated economic value: $33,648,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-stage automatic compilation for vector computations in applications2024
Management of the untranslated to translated code steering logic in a dynamic bi2022
Instruction and logic for predication and implicit destination2021
Apparatuses and methods to assign a logical thread to a physical thread2020
Method and apparatus for supporting speculative memory optimizations2020
Eliminating redundant stores using a protection designator and a clear designato2020
Inter-cluster communication of live-in register values2019
Performing partial register write operations in a processor2019
Hardware apparatuses and methods to fuse instructions2019
Supporting binary translation alias detection in an out-of-order processor2019
Fused adjacent memory stores2019
Apparatus and method for efficient register allocation and reclamation2018