Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip mode isolation and cross-talk reduction through buried metal layers and through-vias

Chip mode isolation and cross-talk reduction through buried metal layers and through-vias

US Patent 9520547 · Granted Dec 13, 2016

Estimated economic value: $6,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-layer topological interconnect with proximal doping layer2025
Electrical connections between dissimilar materials at cryogenic temperatures2025
Multipole filter on a quantum device with multiplexing and signal separation2025
Quantum logic circuit qubit layouts2025
Edge capacitive coupling for quantum chips2025
Downstop and bump bonds formation on substrates2024
Space-saving coupler arm arrangement for superconducting qubits2024
Increasing grain size of polycrystalline superconducting materials for supercond2024
Amorphous superconducting alloys for superconducting circuits2024
Liner-free resistance contacts and silicide with silicide stop layer2024
Create a protected layer for interconnects and devices in a packaged quantum str2024
Interposer chips and enclosures for quantum circuits2024