Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for reducing memory failures

Systems and methods for reducing memory failures

US Patent 9495261 · Granted Nov 15, 2016

Estimated economic value: $8,218,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid memory system with increased bandwidth2025
Power level comparator with switching input2025
Enhanced reconfigurable interconnect network2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Preflight checks for hardware accelerators in a distributed system2025
Reducing latency in pseudo channel based memory systems2025
DRAM with quick random row refresh for rowhammer mitigation2025
Self-characterizing, evaluating, and adaptive high performance memory controller2025
System and memory with configurable metadata portion2025
System and memory with configurable metadata portion2025
Metadata registers for a memory device2024
Queue allocation in machine learning accelerators2024