Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization and order detection in a memory system

Synchronization and order detection in a memory system

US Patent 9495254 · Granted Nov 15, 2016

Estimated economic value: $2,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Cross-layer power optimization of program code and/or software architecture2025
Error protection analysis of an integrated circuit2025
Dynamically allocating memory controller resources for extended prefetching2024
Dynamically allocating memory controller resources for extended prefetching2024
Cable pair concurrent servicing2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023