Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for test structure on a wafer

System and method for test structure on a wafer

US Patent 9472476 · Granted Oct 18, 2016

Estimated economic value: $167,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Conductive bump electrode structure2023
System and method for measuring physiological signal2021
Physiological signal receiving apparatus and manufacturing method thereof2020
System and method for I/O ESD protection with floating and/or biased polysilicon2014
System and method for test structure on a wafer2013
System and method for test structure on a wafer2013
System and method for test structure on a wafer2013
System and method for input pin ESD protection with floating and/or biased polys2012
System and method for I/O ESD protection with polysilicon regions fabricated by 2012
System and method for I/O ESD protection with polysilicon regions fabricated by 2010
Vcc independent time delay circuit2003