Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for I/O ESD protection with floating and/or biased polysilicon regions

System and method for I/O ESD protection with floating and/or biased polysilicon regions

US Patent 8686507 · Granted Apr 1, 2014

Estimated economic value: $369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming semiconductor package transmission lines with micro-bump lines2024
Conductive bump electrode structure2023
Filter and capacitor using redistribution layer and micro bump layer2022
Semiconductor structure2021
System and method for measuring physiological signal2021
Compact vertical inductors extending in vertical planes2021
Method and system for integrated circuit design with on-chip variation and spati2020
Methods and apparatus for transmission lines in packages2020
Filter and capacitor using redistribution layer and micro bump layer2020
Compact vertical inductors extending in vertical planes2020
Semiconductor structure2020
Physiological signal receiving apparatus and manufacturing method thereof2020