Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structures for protecting one area while processing another area on a chip

Methods and structures for protecting one area while processing another area on a chip

US Patent 9472402 · Granted Oct 18, 2016

Estimated economic value: $3,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CFET with independent gate control and low parasitic capacitance2025
Different dimensions across active region for stronger via to backside power rai2025
Static random access memory device with stacked FETs2025
Multi-level programming of phase change memory device2025
Vertically stacked FET with strained channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Buried power rail with robust connection to a wrap around contact2025
High density static random-access memory2025
Semiconductor structure with wrapped-around backside contact2025
Two-dimensional vertical fins2025