Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM read buffer with reduced sensing delay and improved sensing margin

SRAM read buffer with reduced sensing delay and improved sensing margin

US Patent 9460777 · Granted Oct 4, 2016

Estimated economic value: $10,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM structures2025
Intelligent encoding method and system, and electronic device2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Package comprising integrated devices and bridge coupling top sides of integrate2025
Multi-gate device and related methods2025
Device and method of fabricating multigate devices having different channel conf2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
SRAM with improved write performance and write operation method thereof2025
Semiconductor structure and method for forming the same2025
Content addressable memory based on selfrectifying ferroelectric tunnel junction2025
Dual-edge-triggered flip-flop2025
Bit line sense amplifier and semiconductor memory apparatus using the same2024