Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-side exposed semiconductor package with ultra-thin die and manufacturing method thereof

Dual-side exposed semiconductor package with ultra-thin die and manufacturing method thereof

US Patent 9437528 · Granted Sep 6, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna and communication device2025
Technologies for isolated heat dissipating devices2025
Chip scale package (CSP) semiconductor device having thin substrate2025
Semiconductor package having thin substrate and method of making the same2023
DMOS FET chip scale package and method of making the same2023
Semiconductor package having thin substrate and method of making the same2022
Moderated deformation of a vapor chamber to match a shape of a heat source2022
Package protector with integrated guide pin2021
System in package module assembly, system in package module, and electronic devi2021
Wafer level chip scale package structure and manufacturing method thereof2021
Semiconductor package having high mechanical strength2021
Molded intelligent power module for motors2020