Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock topology planning for reduced power consumption

Clock topology planning for reduced power consumption

US Patent 9411912 · Granted Aug 9, 2016

Estimated economic value: $15,828,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semantic analysis of source code using stubs for external references2024
Methods, systems, and apparatus for clock topology planning with reduced power c2016
Methods, systems, and apparatus for clock topology planning with reduced power c2016
Methods for construction and optimization of a clock tree plan for reduced power2015
Methods for construction and optimization of a clock tree plan for reduced power2015
Graphical user interface for physically aware clock tree planning2014
Graphical user interface for physically aware clock tree planning2014
Physically aware logic synthesis of integrated circuit designs2014
Minimal logic duplication for preserving reset behavior post-retiming2013
Boundary buffers to model register incompatibility during pre-retiming optimizat2013
Integrated circuit netlist migration2010