Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and design structure having reduced through silicon via-induced stress

Integrated circuit and design structure having reduced through silicon via-induced stress

US Patent 9406562 · Granted Aug 2, 2016

Estimated economic value: $3,259,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a metal silicide transparent conductive electrode2021
Method of forming a metal silicide transparent conductive electrode2021
Probe for localized neural optogenetics stimulation and neurochemistry recording2020
On-chip DC-DC power converters with fully integrated GaN power switches, silicon2019
Method of forming a metal silicide transparent conductive electrode2018
Edge trim processes and resultant structures2018
Wafer handler and methods of manufacture2018
Integrated DC-DC power converters through face-to-face bonding2018
3D integrated DC-DC power converters2017
On-chip DC-DC power converters with fully integrated GaN power switches, silicon2017
3D integrated DC-DC power converters2017
Wafer handler and methods of manufacture2017