Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deadlock-avoiding coherent system on chip interconnect

Deadlock-avoiding coherent system on chip interconnect

US Patent 9372808 · Granted Jun 21, 2016

Estimated economic value: $14,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed error detection and correction with hamming code handoff2025
Distributed error detection and correction with hamming code handoff2025
Multi-processor bridge with cache allocate awareness2025
Multi-processor bridge with cache allocate awareness2025
Multi-processor bridge with cache allocate awareness2025
Secure master and secure guest endpoint security firewall2025
Secure master and secure guest endpoint security firewall2025
Delayed snoop for improved multi-process false sharing parallel thread performan2025
Branch prediction using loop iteration count2025
Computational primitives using a matrix multiplication accelerator2025
Multicore shared cache operation engine2025
Multicore shared cache operation engine2025