Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit failure prediction using clock duty cycle recording and analysis

Integrated circuit failure prediction using clock duty cycle recording and analysis

US Patent 9319030 · Granted Apr 19, 2016

Estimated economic value: $3,648,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing a single chip in a wafer probing system2025
Testing a single chip in a wafer probing system2023
Logic built-in self-test of an electronic circuit2023
Integrated circuit with optical tunnel2022
Continuous mutual extended processor self-test2021
ATE compatible high-efficient functional test2020
Constrained pseudorandom test pattern for in-system logic built-in self-test2020
Functional testing of high-speed serial links2020
On-chip hardware-controlled window strobing2019
On-chip hardware-controlled window strobing2019
Measuring a slew rate on-chip2019
Layout effect characterization for integrated circuits2018