Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constrained pseudorandom test pattern for in-system logic built-in self-test

Constrained pseudorandom test pattern for in-system logic built-in self-test

US Patent 10746790 · Granted Aug 18, 2020

Estimated economic value: $3,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing a single chip in a wafer probing system2025
Testing a single chip in a wafer probing system2025
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Dual chip clock synchronization2024
Testing a single chip in a wafer probing system2023
Testing a single chip in a wafer probing system2023
Logic built-in self-test of an electronic circuit2023
Logic built-in self-test of an electronic circuit2023
Integrated circuit with optical tunnel2022