Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level package without sidewall cracking

Wafer level package without sidewall cracking

US Patent 9318405 · Granted Apr 19, 2016

Estimated economic value: $8,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Glass core substrate printed circuit board for warpage reduction2025
Microelectronic assemblies having topside power delivery structures2025
Fan out package with integrated peripheral devices and methods2025
Microelectronic assemblies having topside power delivery structures2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Microelectronic assemblies having topside power delivery structures2025
Package formation methods including coupling a molded routing layer to an integr2024
Fan out package with integrated peripheral devices and methods2024
Package comprising integrated devices coupled through a metallization layer2023
Package comprising integrated devices coupled through a metallization layer2023
Chip scale thin 3D die stacked package2023