Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafers employing a fixed-coordinate metrology scheme and methods for fabricating integrated circuits using the same

Semiconductor wafers employing a fixed-coordinate metrology scheme and methods for fabricating integrated circuits using the same

US Patent 9318399 · Granted Apr 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-project wafer with IP protection by reticle mask pattern modification2018
Cross technology reticle (CTR) or multi-layer reticle (MLR) CDU, registration, a2017
Pellicles and devices comprising a photomask and the pellicle2016
Cross technology reticle (CTR) or multi-layer reticle (MLR) CDU, registration, a2016
Methods for converting planar designs to FinFET designs in the design and fabric2016
Forming alignment mark and resulting mark2015
IP protection2015
Integrated circuit system with sub-geometry removal and method of manufacture th2014
Providing conversion of a planar design to a FinFET design2013
Integrated circuit system with sub-geometry removal and method of manufacture th2012
Integrated circuit system with sealring and method of manufacture thereof2012
Mask and method to pattern chromeless phase lithography contact hole2011