Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate substitution based system and method for integrated circuit power and timing optimization

Gate substitution based system and method for integrated circuit power and timing optimization

US Patent 9317641 · Granted Apr 19, 2016

Estimated economic value: $63,684,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale accelerator system energy performance optimization2025
Hardware-implemented hybrid analog-digital mixed-mode matrix multiply-add proces2025
Power throttling mechanism using instruction rate limiting in high power machine2023
Automated power supply sense line selection2019
Methods and apparatus for repeater count reduction via concurrent gate sizing an2017
Concurrent timing-driven topology construction and buffering for VLSI routing2017
System and method for managing power in a chip multiprocessor using a proportion2016
Microprocessor performance and power optimization through self calibrated induct2014
Method and system for selecting gate sizes, repeater locations, and repeater siz2013
Flop type selection for very large scale integrated circuits2012
Power-supply noise suppression using a frequency-locked loop2012
System and method for selecting gates in a logic block2012