Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Concurrent timing-driven topology construction and buffering for VLSI routing

Concurrent timing-driven topology construction and buffering for VLSI routing

US Patent 9552454 · Granted Jan 24, 2017

Estimated economic value: $35,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User interface for image capture2024
Automated custom circuit layout enhancement2020
Automated custom circuit layout enhancement2019
Methods and apparatus for repeater count reduction via concurrent gate sizing an2017
System and method for obstacle-avoiding signal bus routing2016
Gate substitution based system and method for integrated circuit power and timin2016
Row formation during datapath placement in circuit design2015
Method and system for selecting gate sizes, repeater locations, and repeater siz2013
System and method for selecting gates in a logic block2012
Systematic approach for performing cell replacement in a circuit to meet timing 2011
Repeater insertion for concurrent setup time and hold time violations2008
Method and apparatus for placing repeaters in a network of an integrated circuit2002