Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-implemented hybrid analog-digital mixed-mode matrix multiply-add processing element for machine learning applications

Hardware-implemented hybrid analog-digital mixed-mode matrix multiply-add processing element for machine learning applications

US Patent 12242906 · Granted Mar 4, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale accelerator system energy performance optimization2025
Power throttling mechanism using instruction rate limiting in high power machine2023
Automated power supply sense line selection2019
System and method for managing power in a chip multiprocessor using a proportion2016
Gate substitution based system and method for integrated circuit power and timin2016
Microprocessor performance and power optimization through self calibrated induct2014
Flop type selection for very large scale integrated circuits2012
Power-supply noise suppression using a frequency-locked loop2012
Microprocessor performance and power optimization through inductive voltage droo2011
Microprocessor performance improvement by dynamic NBTI compensation through tran2011
Characterizing vibrational health in computer systems with variable component co2010
Low-power semi-dynamic flip-flop with smart keeper2009