Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit error rate reduction buffer, method and apparatus

Bit error rate reduction buffer, method and apparatus

US Patent 9298668 · Granted Mar 29, 2016

Estimated economic value: $7,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system that utilizes a wide input/output (I/O) interface to interface mem2015
Repairing high-speed serial links2014
Memory module and method employing a multiplexer to replace a memory device2014
Memory system that utilizes a wide input/output (I/O) interface to interface mem2014
Systems and methods of selectively managing errors in memory modules2013
High speed interface for dynamic random access memory (DRAM)2013
Redundant memory to mask DRAM failures2013
Memory controller2013
System and method for distribution analysis of stacked-die integrated circuits2013
Defect management for a semiconductor memory system2011
Error correction algorithm selection based upon memory organization2011
System and method for implementing a stride value for memory testing2010