Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods of selectively managing errors in memory modules

Systems and methods of selectively managing errors in memory modules

US Patent 8612797 · Granted Dec 17, 2013

Estimated economic value: $14,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory error prevention by proactive memory poison recovery2025
Memory error prevention by proactive memory poison recovery2024
Memory access rate2022
Error counters on a memory device2021
Mapping mode shift between mapping modes that provides continuous application ac2020
Simulator based detection of a violation of a coherency protocol in an incoheren2020
Reallocate memory pending queue based on stall2020
DRAM row sparing2019
Memory error determination2019
Memory sparing on memory modules2019
Reallocate memory pending queue based on stall2018
Post package repair (PPR) data in non-volatile memory2018