Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Defect management for a semiconductor memory system

Defect management for a semiconductor memory system

US Patent 7996710 · Granted Aug 9, 2011

Estimated economic value: $10,160,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional stacked programmable logic fabric and processor design archite2025
Extending a cache coherency snoop broadcast protocol with directory information2016
Bit error rate reduction buffer, method and apparatus2016
Protocol for conflicting memory transactions2016
Memory system that utilizes a wide input/output (I/O) interface to interface mem2015
Extending a cache coherency snoop broadcast protocol with directory information2014
Repairing high-speed serial links2014
Memory module and method employing a multiplexer to replace a memory device2014
Efficient frequency boost operation2014
Memory mirroring and migration at home agent2014
Controllably exiting an unknown state of a cache coherency directory2014
Extending a cache coherency snoop broadcast protocol with directory information2014