{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Vertical semiconductor devices including superlattice punch through stop layer and related methods", "item": "https://www.patentleaderboard.com/patent/9275996"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical semiconductor devices including superlattice punch through stop layer and related methods

Vertical semiconductor devices including superlattice punch through stop layer and related methods

US Patent 9275996 · Granted Mar 1, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including a superlattice providing metal work function tuni2025
Radio frequency (RF) semiconductor devices including a ground plane layer having2025
Radio frequency (RF) semiconductor devices including a ground plane layer having2025
Method for making semiconductor device including a superlattice and enriched sil2025
Method for making memory device including a superlattice gettering layer2025
DRAM sense amplifier architecture with reduced power consumption and related met2025
Semiconductor device including a superlattice and an asymmetric channel and rela2025
Method for making a semiconductor superlattices with different non-semiconductor2025
Method for making gate-all-around (GAA) device including a superlattice2024
Method for making gate-all-around (GAA) device including a superlattice2024
Method for making semiconductor device including superlattice with oxygen and ca2024
Method for making semiconductor device including superlattice with oxygen and ca2024