Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating an integrated circuit having trench isolations with different depths

Process for fabricating an integrated circuit having trench isolations with different depths

US Patent 9275891 · Granted Mar 1, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a microelectronic device2023
Electronic chip memory2023
Electronic chip memory2022
Electronic chip memory2022
Electronic chip memory2021
Internal via with improved contact for upper semi-conductor layer of a 3D circui2021
Integrated circuit having a plurality of active layers and method of fabricating2019
Semiconductor and metal alloy interconnections for a 3D circuit2019
Method of fabrication of a FET transistor having an overlapped gate2018
Method for fabricating auto-aligned interconnection elements for a 3D integrated2018
Device with transistors distributed over several superimposed levels integrating2018
SOI integrated circuit equipped with a device for protecting against electrostat2018