Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a split gate non-volatile memory (NVM) cell and a logic transistor

Method of making a split gate non-volatile memory (NVM) cell and a logic transistor

US Patent 9257445 · Granted Feb 9, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split gate device with doped region and method therefor2018
Semiconductor device including an active region and two layers having different 2017
Method of forming split gate memory with improved reliability2017
Method of making a non-volatile memory (NVM) with trap-up reduction2017
Method for preconditioning thin film storage array for data retention2016
Split gate memory cell with a layer of nanocrystals with improved erase performa2016
Method of forming split gate memory with improved reliability2016
Method of making a split gate non-volatile memory (NVM) cell2016
Method of making a split gate non-volatile memory (NVM) cell2016
Split gate nanocrystal memory integration2016
Split gate nanocrystal memory integration2016
Split-gate non-volatile memory cells having gap protection zones2016