Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a non-volatile memory (NVM) with trap-up reduction

Method of making a non-volatile memory (NVM) with trap-up reduction

US Patent 9548314 · Granted Jan 17, 2017

Estimated economic value: $9,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fingered capacitor with low-k and ultra-low-k dielectric layers2022
Fingered capacitor with low-K and ultra-low-K dielectric layers2020
Gated diode having fingers with elevated gates2020
Methods and structures for a split gate memory cell structure2018
Split gate device with doped region and method therefor2018
Split gate device with doped region and method therefor2018
Method of forming split gate memory with improved reliability2017
Method of forming split gate memory with improved reliability2017
Scalable split gate memory cell array2017
Method for integrating non-volatile memory cells with static random access memor2017
Methods and structures for a split gate memory cell structure2017
Non-volatile memory (NVM) cell and device structure integration2017