Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices with local and global devices at substantially the same level above stacked tiers of memory cells and methods

Memory devices with local and global devices at substantially the same level above stacked tiers of memory cells and methods

US Patent 9251860 · Granted Feb 2, 2016

Estimated economic value: $8,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Acceleration of data queries in memory2025
Adjustment of code rate as function of memory endurance state metric2025
Transistors with raised extension regions and semiconductor fins2025
Independent plane architecture in a memory device2025
Status check using chip enable pin2024
Health scan for content addressable memory2024
3D memory device including shared select gate connections between memory blocks2024
Devices including stair step structures, and related memory devices and electron2024
Memory array reset read operation2024
Block-on-block memory array architecture using bi-directional staircases2024
Implementing variable number of bits per cell on storage devices2024
Using non-segregated cells as drain-side select gates for sub-blocks in a memory2024