Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanisms for eliminating a race condition between a hypervisor-performed emulation process requiring a translation operation and a concurrent translation table entry invalidation

Mechanisms for eliminating a race condition between a hypervisor-performed emulation process requiring a translation operation and a concurrent translation table entry invalidation

US Patent 9251088 · Granted Feb 2, 2016

Estimated economic value: $567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for dynamic control of a secure mode of operation in a proce2025
Instructions to count a number of contiguous register elements having specific v2024
Instructions to count a number of contiguous register elements having specific v2024
Systems and methods for dynamic control of a secure mode of operation in a proce2023
Techniques for handling escalation of interrupts in a data processing system2023
Memory access request for a memory protocol2023
Portions of configuration state registers in-memory2023
Process-based virtualization system for executing a secure application process2022
Process-based virtualization system for executing a secure application process2022
Suppressing branch prediction updates until forward progress is made in executio2022
Concurrent prediction of branch addresses and update of register contents2022
Automatic pinning of units of memory2022