Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, structures and method of designing reduced delamination integrated circuits

Method, structures and method of designing reduced delamination integrated circuits

US Patent 9245083 · Granted Jan 26, 2016

Estimated economic value: $652,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shielded package assemblies with integrated capacitor2021
Shielded package assemblies with integrated capacitor2021
Interconnected integrated circuit (IC) chip structure and packaging and method o2020
Reduced-warpage laminate structure2020
Reduced-warpage laminate structure2020
Bond pads with surrounding fill lines2020
Shielded package assemblies with integrated capacitor2020
Shielded package assemblies with integrated capacitor2020
Split ball grid array pad for multi-chip modules2019
Floating swimming pool cover2019
Shielded package assemblies with integrated capacitor2018
Shielded package assemblies with integrated capacitor2018