Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical testing architecture using core circuit with pseudo-interfaces

Hierarchical testing architecture using core circuit with pseudo-interfaces

US Patent 9239897 · Granted Jan 19, 2016

Estimated economic value: $23,563,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secondary side controlled flyback converter with accurate feed-forward sensing2025
Wrapper cell design and built-in self-test architecture for 3DIC test and diagno2024
Integrated voltage regulator with integrated air-core inductor2024
Hybrid architecture for DC-DC conversion2023
Block-based anomaly detection2023
Coupled inductor structures utilizing magnetic films2022
Layout-aware test pattern generation and fault detection2022
Automatically generated schematics and visualization2020
Automatically generated schematics and visualization2020
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Command coverage analyzer2019