{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dynamic global memory bit line usage as storage node", "item": "https://www.patentleaderboard.com/patent/9236100"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic global memory bit line usage as storage node

Dynamic global memory bit line usage as storage node

US Patent 9236100 · Granted Jan 12, 2016

Estimated economic value: $83,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory bit cell for in-memory computation2025
System control using sparse data2024
System control using sparse data2023
Efficient retention flop utilizing different voltage domain2022
System control using sparse data2022
Efficient retention flop utilizing different voltage domain2021
Power switch multiplexer with configurable overlap2021
Supply tracking delay element in multiple power domain designs2020
System control using sparse data2020
Low leakage power switch2019
Pulsed sub-VDD precharging of a bit line2019
Global bit line pre-charging and data latching in multi-banked memories using a 2019