Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Global bit line pre-charging and data latching in multi-banked memories using a delayed reset latch

Global bit line pre-charging and data latching in multi-banked memories using a delayed reset latch

US Patent 10217494 · Granted Feb 26, 2019

Estimated economic value: $103,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing multiple bit computation and convolution in memory2025
Memory bit cell for in-memory computation2025
System control using sparse data2024
Performing multiple bit computation and convolution in memory2024
System control using sparse data2023
Efficient retention flop utilizing different voltage domain2022
System control using sparse data2022
Efficient retention flop utilizing different voltage domain2021
Power switch multiplexer with configurable overlap2021
Supply tracking delay element in multiple power domain designs2020
Supply tracking delay element in multiple power domain designs2020
System control using sparse data2020