Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual port SRAM bitcell structures with improved transistor arrangement

Dual port SRAM bitcell structures with improved transistor arrangement

US Patent 9202552 · Granted Dec 1, 2015

Estimated economic value: $753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wind turbine blade with lightning protection receptor2025
Touch display device2025
Capacitor integrated with memory element of memory cell2025
Resistive memory element arrays with shared electrode strips2025
Hierarchical memory architecture including on-chip multi-bank non-volatile memor2025
Apparatus and method for providing high throughput memory responses2025
Cell layouts2025
Non-volatile static random access memory bit cells with ferroelectric field-effe2024
Bias voltage generation circuit for memory devices2024
Sense circuit and high-speed memory structure incorporating the sense circuit2024
Gate contact structures and cross-coupled contact structures for transistor devi2024
Resistive memory array with localized reference cells2024