Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory with reduced sub-threshold leakage during program and erase operations

Non-volatile memory with reduced sub-threshold leakage during program and erase operations

US Patent 9159425 · Granted Oct 13, 2015

Estimated economic value: $3,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory cell with single poly, floating gate extending over two well2024
Device and method to generate bias voltages in non-volatile memory2024
Circuit and method for on-chip leakage detection and compensation for memories2024
Memory circuit arrangement for accurate and secure read2024
Circuit and method to detect word-line leakage and process defects in non-volati2024
Selectively configurable charge pump2024
Circuit and method for constant slew rate in high voltage charge pumps2024
Positive and negative charge pump control2024
Positive and negative charge pump control2024
Circuit for generating and trimming phases for memory cell read operations2023
NMOS-based negative charge pump circuit2023
Method for converting a floating gate non-volatile memory cell to a read-only me2023