Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method to detect word-line leakage and process defects in non-volatile memory array

Circuit and method to detect word-line leakage and process defects in non-volatile memory array

US Patent 11935607 · Granted Mar 19, 2024

Estimated economic value: $20,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and devices for spectrally adjusting audio gain in videoconfer2025
Non-volatile memory cell with single poly, floating gate extending over two well2024
Device and method to generate bias voltages in non-volatile memory2024
Circuit and method for on-chip leakage detection and compensation for memories2024
Memory circuit arrangement for accurate and secure read2024
Deformable electronic device with deformation estimation system and correspondin2024
Generating content feed based on policy associated with adjacent content2024
Selectively configurable charge pump2024
Method to correlate an object with a localized tag2024
Circuit and method for constant slew rate in high voltage charge pumps2024
Positive and negative charge pump control2024
Circuit for generating and trimming phases for memory cell read operations2023