Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay-locked loop with independent phase adjustment of delayed clock output pairs

Delay-locked loop with independent phase adjustment of delayed clock output pairs

US Patent 9148154 · Granted Sep 29, 2015

Estimated economic value: $1,465,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for isolating faults in die-to-die interconnects2025
Error-resistant data communication using multiple channels2025
Synchronization of integrated circuit dies that contain a processor and clock ge2025
Determining charge on a facial-tracking sensor2025
Micro-LED display2024
Domain clock and power activation control circuit to reduce voltage droop and re2024
Direct-switching h-bridge current-mode drivers2024
Multi-stage equalizer for inter-symbol interference cancellation2024
Digital signal processors providing scalable decision feedback equalization (DFE2023
Efficiently interconnecting a plurality of computing nodes to form a circuit-swi2023
Methods and circuits for decision-feedback equalization with early high-order-sy2023
Phase-locked-loop circuit employing a hybrid loop filter with sample and hold ca2023