Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deep N wells in triple well structures

Deep N wells in triple well structures

US Patent 9136157 · Granted Sep 15, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming a semiconductor structure having a porous semiconductor layer2025
Semiconductor structure having porous semiconductor segment for RF devices and b2021
Semiconductor structure having porous semiconductor layer for RF devices2021
High performance SiGe heterojunction bipolar transistors built on thin-film sili2021
High performance SiGe heterojunction bipolar transistors built on thin film sili2020
Structure having isolated deep substrate vias with decreased pitch and increased2020
Structure having isolated deep substrate vias with decreased pitch and increased2020
Bulk CMOS RF switch with reduced parasitic capacitance2019
Bulk CMOS RF switch with reduced parasitic capacitance2019
Structure and method for mitigating substrate parasitics in bulk high resistivit2018
Structure having isolated deep substrate vias with decreased pitch and increased2018
Isolated through silicon via and isolated deep silicon via having total or parti2017